




PRELIMINARY

## 28F016SA 16-MBIT (1 MBIT x 16, 2 MBIT x 8) FlashFile™ MEMORY

- User-Selectable 3.3V or 5V V<sub>CC</sub>
- User-Configurable x8 or x16 Operation
- 70 ns Maximum Access Time
- 28.6 MB/sec Burst Write Transfer Rate
- 1 Million Typical Erase Cycles per Block
- 56-Lead, 1.2 mm x 14 mm x 20 mm TSOP Package
- 56-Lead, 1.8 mm x 16 mm x 23.7 mm SSOP Package
- Revolutionary Architecture
  - Pipelined Command Execution
  - Write during Erase
  - Command Superset of Intel 28F008SA
- 1 mA Typical I<sub>CC</sub> in Static Mode
- 1  $\mu$ A Typical Deep Power-Down
- 32 Independently Lockable Blocks
- State-of-the-Art 0.6  $\mu$ m ETOX™ IV Flash Technology

Intel's 28F016SA 16-Mbit FlashFile™ Memory is a revolutionary architecture which is the ideal choice for designing embedded direct-executable code and mass storage data/file flash memory systems. With innovative capabilities, low-power, extended temperature operation and high read/write performance, the 28F016SA enables the design of truly mobile, high-performance communications and computing products.

The 28F016SA is the highest density, highest performance nonvolatile read/write solution for solid-state storage applications. Its symmetrically-blocked architecture (100% compatible with the 28F008SA 8-Mbit FlashFile memory), extended cycling, extended temperature operation, flexible V<sub>CC</sub>, fast write and read performance and selective block locking provide highly flexible memory components suitable for Resident Flash Arrays, high-density memory cards and PCMCIA-ATA flash drives. The 28F016SA dual read voltage enables the design of memory cards which can be interchangeably read/written in 3.3V and 5.0V systems. Its x8/x16 architecture allows optimization of the memory-to-processor interface. Its high read performance and flexible block locking enable both storage and execution of operating systems and application software. Manufactured on Intel's 0.6  $\mu$ m ETOX IV process technology, the 28F016SA is the most cost-effective, highest density monolithic 3.3V FlashFile memory.



290489-1

CONTENTS	PAGE
1.0 INTRODUCTION .....	4-104
1.1 Product Overview .....	4-104
2.0 DEVICE PINOUT .....	4-105
2.1 Lead Descriptions .....	4-107
3.0 MEMORY MAPS .....	4-112
3.1 Extended Status Register Memory Map .....	4-112
4.0 BUS OPERATIONS, COMMANDS AND STATUS REGISTER DEFINITIONS .....	4-113
4.1 Bus Operations for Word-Wide Mode (BYTE# = V <sub>IH</sub> ) .....	4-113
4.2 Bus Operations for Byte-Wide Mode (BYTE# = V <sub>IL</sub> ) .....	4-113
4.3 28F008SA—Compatible Mode Command Bus Definitions .....	4-114
4.4 28F016SA—Performance Enhancement Command Bus Definitions .....	4-115
4.5 Compatible Status Register .....	4-117
4.6 Global Status Register .....	4-118
4.7 Block Status Register .....	4-119
5.0 ELECTRICAL SPECIFICATIONS .....	4-120
5.1 Absolute Maximum Ratings .....	4-120
5.2 Capacitance .....	4-121
5.3 Timing Nomenclature .....	4-122
5.4 DC Characteristics: Commercial Temperature .....	4-125

CONTENTS	PAGE
5.5 DC Characteristics: Commercial Temperature .....	4-127
5.6 AC Characteristics—Read Only Operations: Commercial Temperature .....	4-129
5.7 Power-Up and Reset Timings: Commercial Temperature .....	4-134
5.8 AC Characteristics for WE#—Controlled Command Write Operations: Commercial Temperature .....	4-135
5.9 AC Characteristics for CE#—Controlled Command Write Operations: Commercial Temperature .....	4-139
5.10 AC Characteristics for Page Buffer Write Operations: Commercial Temperature .....	4-143
5.11 Erase and Word/Byte Write Performance, Cycling Performance and Suspend Latency .....	4-146
6.0 DERATING CURVES .....	4-147
7.0 MECHANICAL SPECIFICATIONS FOR TSOP .....	4-149
8.0 MECHANICAL SPECIFICATIONS FOR SSOP .....	4-150
9.0 DEVICE NOMENCLATURE AND ORDERING INFORMATION .....	4-151
10.0 ADDITIONAL INFORMATION .....	4-152
10.1 References .....	4-152
10.2 Revision History .....	4-153



## 1.0 INTRODUCTION

The documentation of the Intel 28F016SA memory device includes this datasheet, a detailed user's manual, and a number of application notes, all of which are referenced at the end of this datasheet.

The datasheet is intended to give an overview of the chip feature-set and of the operating AC/DC specifications. The 16-Mbit Flash Product Family User's Manual provides complete descriptions of the user modes, system interface examples and detailed descriptions of all principles of operation. It also contains the full list of software algorithm flowcharts, and a brief section on compatibility with Intel 28F008SA.

## 1.1 Product Overview

The 28F016SA is a high-performance 16-Mbit (16,777,216 bit) block erasable nonvolatile random access memory organized as either 1 Mword x 16 or 2 Mbyte x 8. The 28F016SA includes thirty-two 64-KB (65,536) blocks or thirty-two 32-KW (32,768) blocks. A chip memory map is shown in Figure 4.

The implementation of a new architecture, with many enhanced features, will improve the device operating characteristics and results in greater product reliability and ease-of-use.

Among the significant enhancements on the 28F016SA:

- 3.3V Low Power Capability
- Improved Write Performance
- Dedicated Block Write/Erase Protection

A 3/5# input pin reconfigures the device internally for optimized 3.3V or 5.0V read/write operation.

The 28F016SA will be available in a 56-lead, 1.2 mm thick, 14 mm x 20 mm TSOP type I package or a 56-lead, 1.8 mm thick, 16 mm x 23.7 mm SSOP package. The TSOP form factor and pinout allow for very high board layout densities. SSOP packaging provides relaxed lead spacing dimensions.

A Command User Interface (CUI) serves as the system interface between the microprocessor or microcontroller and the internal memory operation.

Internal algorithm automation allows word/byte writes and block erase operations to be executed using a two-write command sequence to the CUI in the same way as the 28F008SA 8-Mbit FlashFile memory.

A superset of commands have been added to the basic 28F008SA command-set to achieve higher write performance and provide additional capabilities. These new commands and features include:

- Page Buffer Writes to Flash
- Command Queueing Capability
- Automatic Data Writes during Erase
- Software Locking of Memory Blocks
- Two-Byte Successive Writes in 8-bit Systems
- Erase All Unlocked Blocks

Writing of memory data is performed in either byte or word increments typically within 6  $\mu$ s, a 33% improvement over the 28F008SA. A block erase operation erases one of the 32 blocks in typically 0.6 sec, independent of the other blocks, which is a 65% improvement over the 28F008SA.

Each block can be written and erased a minimum of 100,000 cycles. Systems can achieve typically one-million block erase cycles by providing wear-leveling algorithms and graceful block retirement. These techniques have already been employed in many flash file systems. Additionally, wear leveling of block erase cycles can be used to minimize the write/erase performance differences across blocks.

The 28F016SA incorporates two Page Buffers of 256 bytes (128 words) each to allow page data writes. This feature can improve a system write performance by up to 4.8 times over previous flash memory devices.

All operations are started by a sequence of command writes to the device. Three Status Registers (described in detail later) and a RY/BY# output pin provide information on the progress of the requested operation.

While the 28F008SA requires an operation to complete before the next operation can be requested, the 28F016SA allows queueing of the next operation while the memory executes the current operation. This eliminates system overhead when writing several bytes in a row to the array or erasing several blocks at the same time. The 28F016SA can also perform write operations to one block of memory while performing erase of another block.

The 28F016SA provides user-selectable block locking to protect code or data such as device drivers, PCMCIA card information, ROM-executable O/S or application code. Each block has an associated nonvolatile lock-bit which determines the lock status of the block. In addition, the 28F016SA has a master Write Protect pin (WP#) which prevents any modifications to memory blocks whose lock-bits are set.

The 28F016SA contains three types of Status Registers to accomplish various functions:

- A Compatible Status Register (CSR) which is 100% compatible with the 28F008SA FlashFile memory's Status Register. This register, when used alone, provides a straightforward upgrade capability to the 28F016SA from a 28F008SA-based design.
- A Global Status Register (GSR) which informs the system of Command Queue status, Page Buffer status, and overall Write State Machine (WSM) status.
- 32 Block Status Registers (BSRs) which provide block-specific status information such as the block lock-bit status.

The GSR and BSR memory maps for byte-wide and word-wide modes are shown in Figures 5 and 6.

The 28F016SA incorporates an open drain RY/BY# output pin. This feature allows the user to OR-tie many RY/BY# pins together in a multiple memory configuration such as a Resident Flash Array.

Other configurations of the RY/BY# pin are enabled via special CUI commands and are described in detail in the 16-Mbit Flash Product Family User's Manual.

The 28F016SA also incorporates a dual chip-enable function with two input pins, CE<sub>0</sub># and CE<sub>1</sub>#. These pins have exactly the same functionality as the regular chip-enable pin CE# on the 28F008SA. For minimum chip designs, CE<sub>1</sub># may be tied to ground to use CE<sub>0</sub># as the chip enable input. The 28F016SA uses the logical combination of these two signals to enable or disable the entire chip. Both CE<sub>0</sub># and CE<sub>1</sub># must be active low to enable the device and, if either one becomes inactive, the chip will be disabled. This feature, along with the open drain RY/BY# pin, allows the system designer to reduce the number of control pins used in a large array of 16-Mbit devices.

The BYTE# pin allows either x8 or x16 read/writes to the 28F016SA. BYTE# at logic low selects 8-bit mode with address A<sub>0</sub> selecting between low byte and high byte. On the other hand, BYTE# at logic high enables 16-bit operation with address A<sub>1</sub> becoming the lowest order address and address A<sub>0</sub> is not used (don't care). A device block diagram is shown in Figure 1.

The 28F016SA is specified for a maximum access time of 70 ns (t<sub>ACC</sub>) at 5.0V operation (4.75V to 5.25V) over the commercial temperature range (0°C to +70°C). A corresponding maximum access time of 120 ns at 3.3V (3.0V to 3.6V and 0°C to +70°C) is achieved for reduced power consumption applications.

The 28F016SA incorporates an Automatic Power Saving (APS) feature which substantially reduces the active current when the device is in the static mode of operation (addresses not switching).

In APS mode, the typical I<sub>CC</sub> current is 1 mA at 5.0V (0.8 mA at 3.3V).

A deep power-down mode of operation is invoked when the RP# (called PWD# on the 28F008SA) pin transitions low. This mode brings the device power consumption to less than 1.0  $\mu$ A, typically, and provides additional write protection by acting as a device reset pin during power transitions. A reset time is required from RP# switching high until outputs are again valid. In the deep power-down state, the WSM is reset (any current operation will abort) and the CSR, GSR and BSR registers are cleared.

A CMOS standby mode of operation is enabled when either CE<sub>0</sub># or CE<sub>1</sub># transitions high and RP# stays high with all input control pins at CMOS levels. In this mode, the device typically draws an I<sub>CC</sub> standby current of 50  $\mu$ A.

## 2.0 DEVICE PINOUT

The 28F016SA 56-lead TSOP Type I pinout configuration is shown in Figure 2. The 56-lead SSOP pinout configuration is shown in Figure 3.






Figure 1. 28F016SA Block Diagram Architectural Evolution Includes Page Buffers, Queue Registers and Extended Status Registers

## 2.1 Lead Descriptions

Symbol	Type	Name and Function
A <sub>0</sub>	INPUT	<b>BYTE-SELECT ADDRESS:</b> Selects between high and low byte when the device is in x8 mode. This address is latched in x8 data writes. Not used in x16 mode (i.e., the A <sub>0</sub> input buffer is turned off when BYTE# is high).
A <sub>1</sub> –A <sub>15</sub>	INPUT	<b>WORD-SELECT ADDRESSES:</b> Select a word within one 64-Kbyte block. A <sub>8</sub> –A <sub>15</sub> selects 1 of 1024 rows, and A <sub>1</sub> –A <sub>5</sub> selects 16 of 512 columns. These addresses are latched during data writes.
A <sub>16</sub> –A <sub>20</sub>	INPUT	<b>BLOCK-SELECT ADDRESSES:</b> Select 1 of 32 erase blocks. These addresses are latched during data writes, block erase and lock block operations.
DQ <sub>0</sub> –DQ <sub>7</sub>	INPUT/OUTPUT	<b>LOW-BYTE DATA BUS:</b> Inputs data and commands during CUI write cycles. Outputs array, buffer, identifier or status data in the appropriate read mode. Floated when the chip is deselected or the outputs are disabled.
DQ <sub>8</sub> –DQ <sub>15</sub>	INPUT/OUTPUT	<b>HIGH-BYTE DATA BUS:</b> Inputs data during x16 data write operations. Outputs array, buffer or identifier data in the appropriate read mode; not used for Status Register reads. Floated when the chip is deselected or the outputs are disabled.
CE <sub>0</sub> #, CE <sub>1</sub> #	INPUT	<b>CHIP ENABLE INPUTS:</b> Activate the device's control logic, input buffers, decoders and sense amplifiers. With either CE <sub>0</sub> # or CE <sub>1</sub> # high, the device is deselected and power consumption reduces to standby levels upon completion of any current data write or block erase operations. Both CE <sub>0</sub> #, CE <sub>1</sub> # must be low to select the device. All timing specifications are the same for both signals. Device selection occurs with the latter falling edge of CE <sub>0</sub> # or CE <sub>1</sub> #. The first rising edge of CE <sub>0</sub> # or CE <sub>1</sub> # disables the device.
RP #	INPUT	<b>RESET/POWER-DOWN:</b> RP # low places the device in a deep power-down state. All circuits that burn static power, even those circuits enabled in standby mode, are turned off. When returning from deep power-down, a recovery time is required to allow these circuits to power-up. When RP # goes low, any current or pending WSM operation(s) are terminated, and the device is reset. All Status Registers return to ready (with all status flags cleared).
OE #	INPUT	<b>OUTPUT ENABLE:</b> Gates device data through the output buffers when low. The outputs float to tri-state off when OE # is high. <b>NOTE:</b> CE <sub>x</sub> # overrides OE #, and OE # overrides WE #.
WE #	INPUT	<b>WRITE ENABLE:</b> Controls access to the CUI, Page Buffers, Data Queue Registers and Address Queue Latches. WE # is active low, and latches both address and data (command or array) on its rising edge. Page Buffer addresses are latched on the falling edge of WE #.



## 2.1 Lead Descriptions (Continued)

Symbol	Type	Name and Function
RY/BY#	OPEN DRAIN OUTPUT	<b>READY/BUSY:</b> Indicates status of the internal WSM. When low, it indicates that the WSM is busy performing an operation. RY/BY# high indicates that the WSM is ready for new operations (or WSM has completed all pending operations), or block erase is suspended, or the device is in deep power-down mode. This output is always active (i.e., not floated to tri-state off when OE# or CE <sub>0</sub> #, CE <sub>1</sub> # are high), except if a RY/BY# Pin Disable command is issued.
WP#	INPUT	<b>WRITE PROTECT:</b> Erase blocks can be locked by writing a nonvolatile lock-bit for each block. When WP# is low, those locked blocks as reflected by the Block-Lock Status bits (BSR.6), are protected from inadvertent data writes or block erases. When WP# is high, all blocks can be written or erased regardless of the state of the lock-bits. The WP# input buffer is disabled when RP# transitions low (deep power-down mode).
BYTE#	INPUT	<b>BYTE ENABLE:</b> BYTE# low places device in x8 mode. All data is then input or output on DQ <sub>0-7</sub> , and DQ <sub>8-15</sub> float. Address A <sub>0</sub> selects between the high and low byte. BYTE# high places the device in x16 mode, and turns off the A <sub>0</sub> input buffer. Address A <sub>1</sub> then becomes the lowest order address.
3/5#	INPUT	<b>3.3/5.0 VOLT SELECT:</b> 3/5# high configures internal circuits for 3.3V operation. 3/5# low configures internal circuits for 5.0V operation. <b>NOTES:</b> Reading the array with 3/5# high in a 5.0V system could damage the device. There is a significant delay from 3/5# switching to valid data.
V <sub>pp</sub>	SUPPLY	<b>ERASE/WRITE POWER SUPPLY:</b> For erasing memory array blocks or writing words/bytes/pages into the flash array.
V <sub>CC</sub>	SUPPLY	<b>DEVICE POWER SUPPLY (3.3V ± 0.3V, 5.0V ± 0.5V, 5.0V ± 0.25V):</b> Do not leave any power pins floating.
GND	SUPPLY	<b>GROUND FOR ALL INTERNAL CIRCUITRY:</b> Do not leave any ground pins floating.
NC		<b>NO CONNECT:</b> Lead may be driven or left floating.




Figure 2. TSOP Pinout Configuration








Figure 3. SSOP Pinout Configuration




Figure 4. 28F016SA Memory Map (Byte-Wide Mode)



## 3.0 MEMORY MAPS

## 3.1 Extended Status Register Memory Map




Figure 5. Extended Status Register Memory Map (Byte-Wide Mode)




Figure 6. Extended Status Register Memory Map (Word-Wide Mode)

## 4.0 BUS OPERATIONS, COMMANDS AND STATUS REGISTER DEFINITIONS

4.1 Bus Operations for Word-Wide Mode (BYTE# = V<sub>IH</sub>)

Mode	Notes	RP#	CE <sub>1</sub> #	CE <sub>0</sub> #	OE#	WE#	A <sub>1</sub>	DQ <sub>0-15</sub>	RY/BY#
Read	1,2,7	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	D <sub>OUT</sub>	X
Output Disable	1,6,7	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	X	High Z	X
Standby	1,6,7	V <sub>IH</sub>	V <sub>IL</sub> V <sub>IH</sub>	V <sub>IH</sub> V <sub>IL</sub>	X	X	X	High Z	X
Deep Power-Down	1,3	V <sub>IL</sub>	X	X	X	X	X	High Z	V <sub>OH</sub>
Manufacturer ID	4	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	0089H	V <sub>OH</sub>
Device ID	4	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	66A0H	V <sub>OH</sub>
Write	1,5,6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	X	D <sub>IN</sub>	X

4.2 Bus Operations for Byte-Wide Mode (BYTE# = V<sub>IL</sub>)

Mode	Notes	RP#	CE <sub>1</sub> #	CE <sub>0</sub> #	OE#	WE#	A <sub>0</sub>	DQ <sub>0-7</sub>	RY/BY#
Read	1,2,7	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	D <sub>OUT</sub>	X
Output Disable	1,6,7	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	X	High Z	X
Standby	1,6,7	V <sub>IH</sub>	V <sub>IL</sub> V <sub>IH</sub>	V <sub>IH</sub> V <sub>IL</sub>	X	X	X	High Z	X
Deep Power-Down	1,3	V <sub>IL</sub>	X	X	X	X	X	High Z	V <sub>OH</sub>
Manufacturer ID	4	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	89H	V <sub>OH</sub>
Device ID	4	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	A0H	V <sub>OH</sub>
Write	1,5,6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	X	D <sub>IN</sub>	X

## NOTES:

1. X can be V<sub>IH</sub> or V<sub>IL</sub> for address or control pins except for RY/BY#, which is either V<sub>OL</sub> or V<sub>OH</sub>.
2. RY/BY# output is open drain. When the WSM is ready, block erase is suspended or the device is in deep power-down mode. RY/BY# will be at V<sub>OH</sub> if it is tied to V<sub>CC</sub> through a resistor. RY/BY# at V<sub>OH</sub> is independent of OE# while a WSM operation is in progress.
3. RP# at GND ± 0.2V ensures the lowest deep power-down current.
4. A<sub>0</sub> and A<sub>1</sub> at V<sub>IL</sub> provide manufacturer ID codes in x8 and x16 modes, respectively. A<sub>0</sub> and A<sub>1</sub> at V<sub>IH</sub> provide device ID codes in x8 and x16 modes, respectively. All other addresses are set to zero.
5. Commands for different block erase operations, data write operations or lock-block operations can only be successfully completed when V<sub>pp</sub> = V<sub>ppH</sub>.
6. While the WSM is running, RY/BY# in level-mode (default) stays at V<sub>OL</sub> until all operations are complete. RY/BY# goes to V<sub>OH</sub> when the WSM is not busy or in erase suspend mode.
7. RY/BY# may be at V<sub>OL</sub> while the WSM is busy performing various operations; for example, a Status Register read during a data write operation.



## 4.3 28F008SA—Compatible Mode Command Bus Definitions

Command	Notes	First Bus Cycle			Second Bus Cycle		
		Oper	Addr	Data(4)	Oper	Addr	Data
Read Array		Write	X	xxFFH	Read	AA	AD
Intelligent Identifier	1	Write	X	xx90H	Read	IA	ID
Read Compatible Status Register	2	Write	X	xx70H	Read	X	CSRD
Clear Status Register	3	Write	X	xx50H			
Word/Byte Write		Write	X	xx40H	Write	WA	WD
Alternate Word/Byte Write		Write	X	xx10H	Write	WA	WD
Block Erase/Confirm		Write	X	xx20H	Write	BA	xxD0H
Erase Suspend/Resume		Write	X	xxB0H	Write	X	xxD0H

**ADDRESS**

A = Array Address  
 BA = Block Address  
 IA = Identifier Address  
 WA = Write Address  
 X = Don't Care

**DATA**

AD = Array Data  
 CSRD = CSR Data  
 ID = Identifier Data  
 WD = Write Data

**NOTES:**

- Following the Intelligent Identifier command, two read operations access the manufacturer and device signature codes.
- The CSR is automatically available after device enters data write, block erase, or suspend operations.
- Clears CSR.3, CSR.4 and CSR.5. Also clears GSR.5 and all BSR.5 and BSR.2 bits.
- The upper byte of the data bus (DQ<sub>8-15</sub>) during command writes is a "Don't Care" in x16 operation of the device.

See Status Register definitions.

## 4.4 28F016SA—Performance Enhancement Command Bus Definitions

Command	Mode	Notes	First Bus Cycle			Second Bus Cycle			Third Bus Cycle		
			Oper	Addr	Data(12)	Oper	Addr	Data(12)	Oper	Addr	Data
Read Extended Status Register		1	Write	X	xx71H	Read	RA	GSRD BSRD			
Page Buffer Swap		7	Write	X	xx72H						
Read Page Buffer			Write	X	xx75H	Read	PA	PD			
Single Load to Page Buffer			Write	X	xx74H	Write	PA	PD			
Sequential Load to Page Buffer	x8	4,6,10	Write	X	xxE0H	Write	X	BCL	Write	X	BCH
	x16	4,5,6,10	Write	X	xxE0H	Write	X	WCL	Write	X	WCH
Page Buffer Write to Flash	x8	3,4,9,10	Write	X	xx0CH	Write	A <sub>0</sub>	BC(L,H)	Write	WA	BC(H,L)
	x16	4,5,10	Write	X	xx0CH	Write	X	WCL	Write	WA	WCH
Two-Byte Write	x8	3	Write	X	xxFBH	Write	A <sub>0</sub>	WD(L,H)	Write	WA	WD(H,L)
Lock Block/Confirm			Write	X	xx77H	Write	BA	xxD0H			
Upload Status Bits/Confirm		2	Write	X	xx97H	Write	X	xxD0H			
Upload Device Information			Write	X	xx99H	Write	X	xxD0H			
Erase All Unlocked Blocks/Confirm			Write	X	xxA7H	Write	X	xxD0H			
RY/BY # Enable to Level-Mode		8	Write	X	xx96H	Write	X	xx01H			
RY/BY # Pulse-On-Write		8	Write	X	xx96H	Write	X	xx02H			
RY/BY # Pulse-On-Erase		8	Write	X	xx96H	Write	X	xx03H			
RY/BY # Disable		8	Write	X	xx96H	Write	X	xx04H			
Sleep		11	Write	X	xxF0H						
Abort			Write	X	xx80H						

**ADDRESS**

BA = Block Address  
 PA = Page Buffer Address  
 RA = Extended Register Address  
 WA = Write Address  
 X = Don't Care

**DATA**

AD = Array Data  
 PD = Page Buffer Data  
 BSRD = BSR Data  
 GSRD = GSR Data

WC (L,H) = Word Count (Low, High)  
 BC (L,H) = Byte Count (Low, High)  
 WD (L,H) = Write Data (Low, High)



## NOTES:

1. RA can be the GSR address or any BSR address. See Figures 5 and 6 for Extended Status Register Memory Maps.
2. Upon device power-up, all BSR lock-bits come up locked. The Upload Status Bits command must be written to reflect the actual lock-bit status.
3. A<sub>0</sub> is automatically complemented to load the second byte of data. BYTE# must be at V<sub>IL</sub>. The A<sub>0</sub> value determines which WD/BC is supplied first: A<sub>0</sub> = 0 looks at the WDL/BCL, A<sub>0</sub> = 1 looks at the WDH/BCH.
4. BCH/WCH must be at 00H for this product because of the 256-byte (128-word) Page Buffer size and to avoid writing the Page Buffer contents into more than one 256-byte segment within an array block. They are simply shown for future Page Buffer expandability.
5. In x16 mode, only the lower byte DQ<sub>0-7</sub> is used for WCL and WCH. The upper byte DQ<sub>8-15</sub> is a don't care.
6. PA and PD (whose count is given in cycles 2 and 3) are supplied starting in the fourth cycle, which is not shown.
7. This command allows the user to swap between available Page Buffers (0 or 1).
8. These commands reconfigure the RY/BY# output to one of two pulse-modes or enable and disable the RY/BY# function.
9. Write address, WA, is the destination address in the flash array which must match the source address in the Page Buffer. Refer to the 16-Mbit Flash Product Family User's Manual.
10. BCL = 00H corresponds to a byte count of 1. Similarly, WCL = 00H corresponds to a word count of 1.
11. To ensure that the 28F016SA's power consumption during sleep mode reaches the deep power-down current level, the system also needs to de-select the chip by taking either or both CE<sub>0</sub># or CE<sub>1</sub># high.
12. The upper byte of the data bus (DQ<sub>8-15</sub>) during command writes is a "Don't Care" in x16 operation of the device.

## 4.5 Compatible Status Register

WSMS	ESS	ES	DWS	VPPS	R	R	R
7	6	5	4	3	2	1	0

CSR.7 = WRITE STATE MACHINE STATUS  
1 = Ready  
0 = Busy

CSR.6 = ERASE-SUSPEND STATUS  
1 = Erase Suspended  
0 = Erase In Progress/Completed

CSR.5 = ERASE STATUS  
1 = Error In Block Erasure  
0 = Successful Block Erase

CSR.4 = DATA WRITE STATUS  
1 = Error in Data Write  
0 = Data Write Successful

CSR.3 = V<sub>PP</sub> STATUS  
1 = V<sub>PP</sub> Low Detect, Operation Abort  
0 = V<sub>PP</sub> OK

CSR.2-0 = RESERVED FOR FUTURE ENHANCEMENTS

**NOTES:**

RY/BY# output or WSMS bit must be checked to determine completion of an operation (erase suspend, block erase or data write) before the appropriate Status bit (ESS, ES or DWS) is checked for success.

If DWS and ES are set to "1" during a block erase attempt, an improper command sequence was entered. Clear the CSR and attempt the operation again.

The VPPS bit, unlike an A/D converter, does not provide continuous indication of V<sub>PP</sub> level. The WSM interrogates V<sub>PP</sub>'s level only after the Data Write or Block Erase command sequences have been entered, and informs the system if V<sub>PP</sub> has not been switched on. VPPS is not guaranteed to report accurate feedback between V<sub>PP</sub><sub>L</sub> and V<sub>PP</sub><sub>H</sub>.

These bits are reserved for future use; mask them out when polling the CSR.





## 4.6 Global Status Register

WSMS	OSS	DOS	DSS	QS	PBAS	PBS	PBSS
7	6	5	4	3	2	1	0

<b>NOTES:</b>							
<b>GSR.7 = WRITE STATE MACHINE STATUS</b>				[1] RY/BY # output or WSMS bit must be checked to determine completion of an operation (block lock, erase suspend, any RY/BY # reconfiguration, Upload Status Bits, block erase or data write) before the appropriate Status bit (OSS or DOS) is checked for success.			
1 = Ready							
0 = Busy							
<b>GSR.6 = OPERATION SUSPEND STATUS</b>							
1 = Operation Suspended							
0 = Operation in Progress/Completed							
<b>GSR.5 = DEVICE OPERATION STATUS</b>							
1 = Operation Unsuccessful							
0 = Operation Successful or Currently Running							
<b>GSR.4 = DEVICE SLEEP STATUS</b>							
1 = Device in Sleep							
0 = Device Not in Sleep							
<b>MATRIX 5/4</b>							
00 = Operation Successful or Currently Running				If operation currently running, then GSR.7 = 0.			
01 = Device in Sleep Mode or Pending Sleep				If device pending sleep, then GSR.7 = 0.			
10 = Operation Unsuccessful							
11 = Operation Unsuccessful or Aborted				Operation aborted: Unsuccessful due to Abort command.			
<b>GSR.3 = QUEUE STATUS</b>							
1 = Queue Full							
0 = Queue Available							
<b>GSR.2 = PAGE BUFFER AVAILABLE STATUS</b>							
1 = One or Two Page Buffers Available				The device contains two Page Buffers.			
0 = No Page Buffer Available							
<b>GSR.1 = PAGE BUFFER STATUS</b>							
1 = Selected Page Buffer Ready							
0 = Selected Page Buffer Busy				Selected Page Buffer is currently busy with WSM operation.			
<b>GSR.0 = PAGE BUFFER SELECT STATUS</b>							
1 = Page Buffer 1 Selected							
0 = Page Buffer 0 Selected							

**NOTE:**

- When multiple operations are queued, checking BSR.7 only provides indication of completion for that particular block. GSR.7 provides indication when all queued operations are completed.

## 4.7 Block Status Register

BS	BLS	BOS	BOAS	QS	VPPS	R	R
7	6	5	4	3	2	1	0

<b>NOTES:</b>							
<b>BSR.7 = BLOCK STATUS</b>				[1] RY/BY # output or BS bit must be checked to determine completion of an operation (block lock, erase suspend, any RY/BY # reconfiguration, Upload Status Bits, block erase or data write) before the appropriate Status bits (BOS, BLS) is checked for success.			
1 = Ready							
0 = Busy							
<b>BSR.6 = BLOCK-LOCK STATUS</b>							
1 = Block Unlocked for Write/Erase							
0 = Block Locked for Write/Erase							
<b>BSR.5 = BLOCK OPERATION STATUS</b>							
1 = Operation Unsuccessful							
0 = Operation Successful or Currently Running				The BOAS bit will not be set until BSR.7 = 1.			
<b>BSR.4 = BLOCK OPERATION ABORT STATUS</b>							
1 = Operation Aborted							
0 = Operation Not Aborted							
<b>MATRIX 5/4</b>							
00 = Operation Successful or Currently Running							
01 = Not a Valid Combination							
10 = Operation Unsuccessful							
11 = Operation Aborted				Operation halted via Abort command.			
<b>BSR.3 = QUEUE STATUS</b>							
1 = Queue Full							
0 = Queue Available							
<b>BSR.2 = V<sub>PP</sub> STATUS</b>							
1 = V <sub>PP</sub> Low Detect, Operation Abort							
0 = V <sub>PP</sub> OK							
<b>BSR.1-0 = RESERVED FOR FUTURE ENHANCEMENTS</b>				These bits are reserved for future use; mask them out when polling the BSRs.			

**NOTE:**

- When multiple operations are queued, checking BSR.7 only provides indication of completion for that particular block. GSR.7 provides indication when all queued operations are completed.



## 5.0 ELECTRICAL SPECIFICATIONS

### 5.1 Absolute Maximum Ratings\*

Temperature under Bias ..... 0°C to +80°C

Storage Temperature ..... -65°C to +125°C

NOTICE: This data sheet contains preliminary information on new products in production. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

*\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

#### V<sub>CC</sub> = 3.3V ± 0.3V Systems

Sym	Parameter	Notes	Min	Max	Units	Test Conditions
T <sub>A</sub>	Operating Temperature, Commercial	1	0	70	°C	Ambient Temperature
V <sub>CC</sub>	V <sub>CC</sub> with Respect to GND	2	-0.2	7.0	V	
V <sub>PP</sub>	V <sub>PP</sub> Supply Voltage with Respect to GND	2,3	-0.2	14.0	V	
V	Voltage on Any Pin (Except V <sub>CC</sub> , V <sub>PP</sub> ) with Respect to GND	2	-0.5	V <sub>CC</sub> + 0.5	V	
I	Current into Any Non-Supply Pin	5		± 30	mA	
I <sub>OUT</sub>	Output Short Circuit Current	4		100	mA	

#### V<sub>CC</sub> = 5.0V ± 0.5V, V<sub>CC</sub> = 5.0V ± 0.25V Systems<sup>(6)</sup>

Sym	Parameter	Notes	Min	Max	Units	Test Conditions
T <sub>A</sub>	Operating Temperature, Commercial	1	0	70	°C	Ambient Temperature
V <sub>CC</sub>	V <sub>CC</sub> with Respect to GND	2	-0.2	7.0	V	
V <sub>PP</sub>	V <sub>PP</sub> Supply Voltage with Respect to GND	2,3	-0.2	14.0	V	
V	Voltage on Any Pin (Except V <sub>CC</sub> , V <sub>PP</sub> ) with Respect to GND	2	-2.0	7.0	V	
I	Current into Any Non-Supply Pin	5		± 30	mA	
I <sub>OUT</sub>	Output Short Circuit Current	4		100	mA	

#### NOTES:

1. Operating temperature is for commercial product defined by this specification.
2. Minimum DC voltage is -0.5V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <20 ns. Maximum DC voltage on input/output pins is V<sub>CC</sub> + 0.5V which, during transitions, may overshoot to V<sub>CC</sub> + 2.0V for periods <20 ns.
3. Maximum DC voltage on V<sub>PP</sub> may overshoot to +14.0V for periods <20 ns.
4. Output shorted for no more than one second. No more than one output shorted at a time.
5. This specification also applies to pins marked "NC."
6. 5% V<sub>CC</sub> specifications refer to the 28F016SA-070 in its High Speed Test configuration.

## 5.2 Capacitance

### For a 3.3V System:

Symbol	Parameter	Notes	Typ	Max	Units	Test Conditions
C <sub>IN</sub>	Capacitance Looking into an Address/Control Pin	1	6	8	pF	T <sub>A</sub> = 25°C, f = 1.0 MHz
C <sub>OUT</sub>	Capacitance Looking into an Output Pin	1	8	12	pF	T <sub>A</sub> = 25°C, f = 1.0 MHz
C <sub>LOAD</sub>	Load Capacitance Driven by Outputs for Timing Specifications	1		50	pF	For V <sub>CC</sub> = 3.3V ± 0.3V
	Equivalent Testing Load Circuit			2.5	ns	50Ω Transmission Line Delay

### For a 5.0V System:

Symbol	Parameter	Notes	Typ	Max	Units	Test Conditions
C <sub>IN</sub>	Capacitance Looking into an Address/Control Pin	1	6	8	pF	T <sub>A</sub> = 25°C, f = 1.0 MHz
C <sub>OUT</sub>	Capacitance Looking into an Output Pin	1	8	12	pF	T <sub>A</sub> = 25°C, f = 1.0 MHz
C <sub>LOAD</sub>	Load Capacitance Driven by Outputs for Timing Specifications	1		100	pF	For V <sub>CC</sub> = 5.0V ± 0.5V
	Equivalent Testing Load Circuit for V <sub>CC</sub> ± 10%			30	pF	For V <sub>CC</sub> = 5.0V ± 0.25V
	Equivalent Testing Load Circuit for V <sub>CC</sub> ± 5%			2.5	ns	25Ω Transmission Line Delay
				2.5	ns	83Ω Transmission Line Delay

#### NOTE:

1. Sampled, not 100% tested.







## 5.0 ELECTRICAL SPECIFICATIONS

## 5.1 Absolute Maximum Ratings\*

Temperature under Bias ..... 0°C to +80°C  
 Storage Temperature ..... -65°C to +125°C

NOTICE: This data sheet contains preliminary information on new products in production. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

V<sub>CC</sub> = 3.3V ± 0.3V Systems

Sym	Parameter	Notes	Min	Max	Units	Test Conditions
T <sub>A</sub>	Operating Temperature, Commercial	1	0	70	°C	Ambient Temperature
V <sub>CC</sub>	V <sub>CC</sub> with Respect to GND	2	-0.2	7.0	V	
V <sub>PP</sub>	V <sub>PP</sub> Supply Voltage with Respect to GND	2,3	-0.2	14.0	V	
V	Voltage on Any Pin (Except V <sub>CC</sub> , V <sub>PP</sub> ) with Respect to GND	2	-0.5	V <sub>CC</sub> + 0.5	V	
I	Current into Any Non-Supply Pin	5		± 30	mA	
I <sub>OUT</sub>	Output Short Circuit Current	4		100	mA	

V<sub>CC</sub> = 5.0V ± 0.5V, V<sub>CC</sub> = 5.0V ± 0.25V Systems<sup>(6)</sup>

Sym	Parameter	Notes	Min	Max	Units	Test Conditions
T <sub>A</sub>	Operating Temperature, Commercial	1	0	70	°C	Ambient Temperature
V <sub>CC</sub>	V <sub>CC</sub> with Respect to GND	2	-0.2	7.0	V	
V <sub>PP</sub>	V <sub>PP</sub> Supply Voltage with Respect to GND	2,3	-0.2	14.0	V	
V	Voltage on Any Pin (Except V <sub>CC</sub> , V <sub>PP</sub> ) with Respect to GND	2	-2.0	7.0	V	
I	Current into Any Non-Supply Pin	5		± 30	mA	
I <sub>OUT</sub>	Output Short Circuit Current	4		100	mA	

## NOTES:

- Operating temperature is for commercial product defined by this specification.
- Minimum DC voltage is -0.5V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <20 ns. Maximum DC voltage on input/output pins is V<sub>CC</sub> + 0.5V which, during transitions, may overshoot to V<sub>CC</sub> + 2.0V for periods <20 ns.
- Maximum DC voltage on V<sub>PP</sub> may overshoot to +14.0V for periods <20 ns.
- Output shorted for no more than one second. No more than one output shorted at a time.
- This specification also applies to pins marked "NC."
- 5% V<sub>CC</sub> specifications refer to the 28F016SA-070 in its High Speed Test configuration.

## 5.2 Capacitance

## For a 3.3V System:

Symbol	Parameter	Notes	Typ	Max	Units	Test Conditions
C <sub>IN</sub>	Capacitance Looking into an Address/Control Pin	1	6	8	pF	T <sub>A</sub> = 25°C, f = 1.0 MHz
C <sub>OUT</sub>	Capacitance Looking into an Output Pin	1	8	12	pF	T <sub>A</sub> = 25°C, f = 1.0 MHz
C <sub>LOAD</sub>	Load Capacitance Driven by Outputs for Timing Specifications	1		50	pF	For V <sub>CC</sub> = 3.3V ± 0.3V
	Equivalent Testing Load Circuit			2.5	ns	50Ω Transmission Line Delay

## For a 5.0V System:

Symbol	Parameter	Notes	Typ	Max	Units	Test Conditions
C <sub>IN</sub>	Capacitance Looking into an Address/Control Pin	1	6	8	pF	T <sub>A</sub> = 25°C, f = 1.0 MHz
C <sub>OUT</sub>	Capacitance Looking into an Output Pin	1	8	12	pF	T <sub>A</sub> = 25°C, f = 1.0 MHz
C <sub>LOAD</sub>	Load Capacitance Driven by Outputs for Timing Specifications	1		100	pF	For V <sub>CC</sub> = 5.0V ± 0.5V
				30	pF	For V <sub>CC</sub> = 5.0V ± 0.25V
	Equivalent Testing Load Circuit for V <sub>CC</sub> ± 10%			2.5	ns	25Ω Transmission Line Delay
	Equivalent Testing Load Circuit for V <sub>CC</sub> ± 5%			2.5	ns	83Ω Transmission Line Delay

## NOTE:

- Sampled, not 100% tested.





### 5.3 Timing Nomenclature


All 3.3V system timings are measured from where signals cross 1.5V.

For 5.0V systems use the standard JEDEC cross point definitions.

Each timing parameter consists of five characters. Some common examples are defined below:


$t_{CE}$	$t_{ELQV}$ time(t) from CE # (E) going low (L) to the outputs (Q) becoming valid (V)
$t_{OE}$	$t_{GLQV}$ time(t) from OE # (G) going low (L) to the outputs (Q) becoming valid (V)
$t_{ACC}$	$t_{AVQV}$ time(t) from address (A) valid (V) to the outputs (Q) becoming valid (V)
$t_{AS}$	$t_{AVWH}$ time(t) from address (A) valid (V) to WE # (W) going high (H)
$t_{DH}$	$t_{WHDX}$ time(t) from WE # (W) going high (H) to when the data (D) can become undefined (X)

Pin Characters		Pin States	
A	Address Inputs	H	High
D	Data Inputs	L	Low
Q	Data Outputs	V	Valid
E	CE # (Chip Enable)	X	Driven, but not necessarily valid
F	BYTE # (Byte Enable)	Z	High Impedance
G	OE # (Output Enable)		
W	WE # (Write Enable)		
P	RP # (Deep Power-Down Pin)		
R	RY/BY # (Ready Busy)		
V	Any Voltage Level		
Y	3/5 # Pin		
5V	$V_{CC}$ at 4.5V Minimum		
3V	$V_{CC}$ at 3.0V Minimum		



AC test inputs are driven at  $V_{OH}$  (2.4 VTTL) for a Logic "1" and  $V_{OL}$  (0.45 VTTL) for a Logic "0." Input timing begins at  $V_{IH}$  (2.0 VTTL) and  $V_{IL}$  (0.8 VTTL). Output timing ends at  $V_{IH}$  and  $V_{IL}$ . Input rise and fall times (10% to 90%) < 10 ns.

**Figure 7. Transient Input/Output Reference Waveform**  
( $V_{CC} = 5.0V \pm 10\%$ ) for Standard Test Configuration(1)






AC test inputs are driven at 3.0V for a Logic "1" and 0.0V for a Logic "0." Input timing begins, and output timing ends, at 1.5V. Input rise and fall times (10% to 90%) < 10 ns.

**Figure 8. Transient Input/Output Reference Waveform** ( $V_{CC} = 3.3V \pm 0.3V$ )  
**High Speed Reference Waveform(2)** ( $V_{CC} = 5.0V \pm 5\%$ )

#### NOTES:

1. Testing characteristics for 28F016SA-080/28F016SA-100.
2. Testing characteristics for 28F016SA-070/28F016SA-120/28F016SA-150.



Figure 9. Transient Equivalent Testing Load Circuit ( $V_{CC} = 5.0V \pm 10\%$ )Figure 10. Transient Equivalent Testing Load Circuit ( $V_{CC} = 3.3V \pm 0.3V$ )Figure 11. High Speed Transient Equivalent Testing Load Circuit ( $V_{CC} = 5.0V \pm 5\%$ )

## 5.4 DC Characteristics: Commercial Temperature

$V_{CC} = 3.3V \pm 0.3V$ ,  $T_A = 0^\circ C$  to  $+70^\circ C$   
 3/5# = Pin Set High for 3.3V Operations

Sym	Parameter	Notes	Min	Typ	Max	Units	Test Conditions
$I_{IL}$	Input Load Current	1			$\pm 1$	$\mu A$	$V_{CC} = V_{CC} \text{ Max}$ $V_{IN} = V_{CC} \text{ or GND}$
$I_{LO}$	Output Leakage Current	1			$\pm 10$	$\mu A$	$V_{CC} = V_{CC} \text{ Max}$ $V_{IN} = V_{CC} \text{ or GND}$
$I_{CCS}$	$V_{CC}$ Standby Current	1,5,6		50	100	$\mu A$	$V_{CC} = V_{CC} \text{ Max}$ $CE_0\#, CE_1\#, RP\# = V_{CC} \pm 0.2V$ $BYTE\#, WP\#, 3/5\# = V_{CC} \pm 0.2V \text{ or GND} \pm 0.2V$
				1	4	$mA$	$V_{CC} = V_{CC} \text{ Max}$ $CE_0\#, CE_1\#, RP\# = V_{IH}$ $BYTE\#, WP\#, 3/5\# = V_{IH} \text{ or } V_{IL}$
$I_{CCD}$	$V_{CC}$ Deep Power-Down Current	1		1	5	$\mu A$	$RP\# = GND \pm 0.2V$ $BYTE\# = GND \pm 0.2V \text{ or } V_{CC} \pm 0.2V$
$I_{CCR1}$	$V_{CC}$ Read Current	1,4,5		30	35	$mA$	$V_{CC} = V_{CC} \text{ Max}$ CMOS: $CE_0\#, CE_1\# = GND \pm 0.2V$ , $BYTE\# = GND \pm 0.2V \text{ or } V_{CC} \pm 0.2V$ , Inputs = $GND \pm 0.2V \text{ or } V_{CC} \pm 0.2V$ TTL: $CE_0\#, CE_1\# = V_{IL}$ , $BYTE\# = V_{IL} \text{ or } V_{IH}$ , Inputs = $V_{IL} \text{ or } V_{IH}$ $f = 8 \text{ MHz}$ , $I_{OUT} = 0 \text{ mA}$
$I_{CCR2}$	$V_{CC}$ Read Current	1,4,5		15	20	$mA$	$V_{CC} = V_{CC} \text{ Max}$ CMOS: $CE_0\#, CE_1\# = GND \pm 0.2V$ , $BYTE\# = GND \pm 0.2V \text{ or } V_{CC} \pm 0.2V$ , Inputs = $GND \pm 0.2V \text{ or } V_{CC} \pm 0.2V$ TTL: $CE_0\#, CE_1\# = V_{IL}$ , $BYTE\# = V_{IL} \text{ or } V_{IH}$ , Inputs = $V_{IL} \text{ or } V_{IH}$ $f = 4 \text{ MHz}$ , $I_{OUT} = 0 \text{ mA}$
$I_{CCW}$	$V_{CC}$ Write Current	1		8	12	$mA$	Word/Byte Write in Progress
$I_{CCE}$	$V_{CC}$ Block Erase Current	1		6	12	$mA$	Block Erase in Progress
$I_{CCES}$	$V_{CC}$ Erase Suspend Current	1,2		3	6	$mA$	$CE_0\#, CE_1\# = V_{IH}$ Block Erase Suspended



#### 5.4 DC Characteristics: Commercial Temperature (Continued)

$V_{CC} = 3.3V \pm 0.3V$ ,  $T_A = 0^\circ C$  to  $+70^\circ C$   
 $3/5\# = \text{Pin Set High for } 3.3V \text{ Operations}$

Sym	Parameter	Notes	Min	Typ	Max	Units	Test Conditions
$I_{PPS}$ $I_{PPR}$	$V_{PP}$ Standby/Read Current	1		$\pm 1$	$\pm 10$	$\mu A$	$V_{PP} \leq V_{CC}$
				65	200	$\mu A$	$V_{PP} > V_{CC}$
$I_{PPD}$	$V_{PP}$ Deep Power-Down Current	1		0.2	5	$\mu A$	$RP\# = GND \pm 0.2V$
$I_{PPW}$	$V_{PP}$ Write Current	1		10	15	mA	$V_{PP} = V_{PPH}$ Word/Byte Write in Progress
$I_{PPE}$	$V_{PP}$ Block Erase Current	1		4	10	mA	$V_{PP} = V_{PPH}$ Block Erase in Progress
$I_{PPES}$	$V_{PP}$ Erase Suspend Current	1		65	200	$\mu A$	$V_{PP} = V_{PPH}$ Block Erase Suspended
$V_{IL}$	Input Low Voltage		-0.3		0.8	V	
$V_{IH}$	Input High Voltage		2.0		$V_{CC} + 0.3$	V	
$V_{OL}$	Output Low Voltage				0.4	V	$V_{CC} = V_{CC} \text{ Min}$ $I_{OL} = 4 \text{ mA}$
$V_{OH1}$	Output High Voltage		2.4			V	$V_{CC} = V_{CC} \text{ Min}$ $I_{OH} = -2.0 \text{ mA}$
$V_{OH2}$			$V_{CC} - 0.2$			V	$V_{CC} = V_{CC} \text{ Min}$ $I_{OH} = -100 \mu A$
$V_{PPL}$	$V_{PP}$ during Normal Operations	3	0.0		6.5	V	
$V_{PPH}$	$V_{PP}$ during Write/Erase Operations	3	11.4	12.0	12.6	V	
$V_{LKO}$	$V_{CC}$ Write/Erase Lock Voltage		2.0			V	

#### NOTES:

- All currents are in RMS unless otherwise noted. Typical values at  $V_{CC} = 3.3V$ ,  $V_{PP} = 12.0V$ ,  $T = 25^\circ C$ . These currents are valid for all product versions (package and speeds).
- $I_{CCES}$  is specified with the device deselected. If the device is read while in erase suspend mode, current draw is the sum of  $I_{CCES}$  and  $I_{CCR}$ .
- Block erases, word/byte writes and lock block operations are inhibited when  $V_{PP} = V_{PPL}$  and not guaranteed in the range between  $V_{PPH}$  and  $V_{PPL}$ .
- Automatic Power Savings (APS) reduces  $I_{CCR}$  to less than 1 mA in static operation.
- CMOS Inputs are either  $V_{CC} \pm 0.2V$  or  $GND \pm 0.2V$ . TTL Inputs are either  $V_{IL}$  or  $V_{IH}$ .
- Standby current levels are not reached when putting the chip in standby mode immediately after reading the page buffer. Default the device into read array or read Status Register mode before entering standby to ensure standby current levels.

#### 5.5 DC Characteristics: Commercial Temperature

$V_{CC} = 5.0V \pm 0.5V$ ,  $5.0V \pm 0.25V$ ,  $T_A = 0^\circ C$  to  $+70^\circ C$   
 $3/5\# = \text{Pin Set Low for } 5V \text{ Operations}$

Sym	Parameter	Notes	Min	Typ	Max	Units	Test Conditions
$I_{IL}$	Input Load Current	1			$\pm 1$	$\mu A$	$V_{CC} = V_{CC} \text{ Max}$ $V_{IN} = V_{CC} \text{ or } GND$
$I_{LO}$	Output Leakage Current	1			$\pm 10$	$\mu A$	$V_{CC} = V_{CC} \text{ Max}$ $V_{IN} = V_{CC} \text{ or } GND$
$I_{CCS}$	$V_{CC}$ Standby Current	1,5,6		50	100	$\mu A$	$V_{CC} = V_{CC} \text{ Max}$ $CE_0\#, CE_1\#, RP\# = V_{CC} \pm 0.2V$ $BYTE\#, WP\#, 3/5\# = V_{CC} \pm 0.2V \text{ or } GND \pm 0.2V$
				2	4	mA	$V_{CC} = V_{CC} \text{ Max}$ $CE_0\#, CE_1\#, RP\# = V_{IH}$ $BYTE\#, WP\#, 3/5\# = V_{IH} \text{ or } V_{IL}$
$I_{CCD}$	$V_{CC}$ Deep Power-Down Current	1		1	5	$\mu A$	$RP\# = GND \pm 0.2V$ $BYTE\# = GND \pm 0.2V \text{ or } V_{CC} \pm 0.2V$
$I_{CCR1}$	$V_{CC}$ Read Current	1,4,5		50	60	mA	$V_{CC} = V_{CC} \text{ Max}$ CMOS: $CE_0\#, CE_1\# = GND \pm 0.2V$ , $BYTE\# = GND \pm 0.2V$ or $V_{CC} \pm 0.2V$ , Inputs = $GND \pm 0.2V$ or $V_{CC} \pm 0.2V$ TTL: $CE_0\#, CE_1\# = V_{IL}$ , $BYTE\# = V_{IL} \text{ or } V_{IH}$ , Inputs = $V_{IL} \text{ or } V_{IH}$ , $f = 10 \text{ MHz}$ , $I_{OUT} = 0 \text{ mA}$
$I_{CCR2}$	$V_{CC}$ Read Current	1,4,5		30	35	mA	$V_{CC} = V_{CC} \text{ Max}$ CMOS: $CE_0\#, CE_1\# = GND \pm 0.2V$ , $BYTE\# = GND \pm 0.2V$ or $V_{CC} \pm 0.2V$ , Inputs = $GND \pm 0.2V$ or $V_{CC} \pm 0.2V$ TTL: $CE_0\#, CE_1\# = V_{IL}$ , $BYTE\# = V_{IL} \text{ or } V_{IH}$ , Inputs = $V_{IL} \text{ or } V_{IH}$ , $f = 5 \text{ MHz}$ , $I_{OUT} = 0 \text{ mA}$
$I_{CCW}$	$V_{CC}$ Write Current	1		25	35	mA	Word/Byte in Progress
$I_{CCE}$	$V_{CC}$ Block Erase Current	1		18	25	mA	Block Erase in Progress
$I_{CCES}$	$V_{CC}$ Erase Suspend Current	1,2		5	10	mA	$CE_0\#, CE_1\# = V_{IH}$ Block Erase Suspended



### 5.5 DC Characteristics: COMMERCIAL TEMPERATURE (Continued)

$V_{CC} = 5.0V \pm 0.5V$ ,  $5.0V \pm 0.25V$ ,  $T_A = 0^\circ C$  to  $+70^\circ C$   
3/5# Pin Set Low for 5V Operations

Sym	Parameter	Notes	Min	Typ	Max	Units	Test Conditions
I <sub>PPS</sub> I <sub>PPR</sub>	V <sub>PP</sub> Standby/Read Current	1		± 1	± 10	μA	V <sub>PP</sub> ≤ V <sub>CC</sub>
				65	200	μA	V <sub>PP</sub> > V <sub>CC</sub>
I <sub>PPD</sub>	V <sub>PP</sub> Deep Power-Down Current	1		0.2	5	μA	RP# = GND ± 0.2V
I <sub>PPW</sub>	V <sub>PP</sub> Write Current	1		7	12	mA	V <sub>PP</sub> ' = V <sub>PPH</sub> Word/Byte Write in Progress
I <sub>PPE</sub>	V <sub>PP</sub> Block Erase Current	1		5	10	mA	V <sub>PP</sub> = V <sub>PPH</sub> Block Erase in Progress
I <sub>PPES</sub>	V <sub>PP</sub> Erase Suspend Current	1		65	200	μA	V <sub>PP</sub> = V <sub>PPH</sub> Block Erase Suspended
V <sub>IL</sub>	Input Low Voltage		-0.5		0.8	V	
V <sub>IH</sub>	Input High Voltage		2.0		V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage				0.45	V	V <sub>CC</sub> = V <sub>CC</sub> Min I <sub>OL</sub> = 5.8 mA
V <sub>OH1</sub> V <sub>OH2</sub>	Output High Voltage		0.85 V <sub>CC</sub>			V	V <sub>CC</sub> = V <sub>CC</sub> Min I <sub>OH</sub> = -2.5 mA
			V <sub>CC</sub> - 0.4			V	V <sub>CC</sub> = V <sub>CC</sub> Min I <sub>OH</sub> = -100 μA
V <sub>PPL</sub>	V <sub>PP</sub> during Normal Operations	3	0.0		6.5	V	
V <sub>PPH</sub>	V <sub>PP</sub> during Write/Erase Operations		11.4	12.0	12.6	V	
V <sub>LKO</sub>	V <sub>CC</sub> Write/Erase Lock Voltage		2.0			V	

#### NOTES:

- All currents are in RMS unless otherwise noted. Typical values at V<sub>CC</sub> = 5.0V, V<sub>PP</sub> = 12.0V, T = 25°C. These currents are valid for all product versions (package and speeds).
- I<sub>CCES</sub> is specified with the device deselected. If the device is read while in erase suspend mode, current draw is the sum of I<sub>CCES</sub> and I<sub>CCR</sub>.
- Block erases, word/byte writes and lock block operations are inhibited when V<sub>PP</sub> = V<sub>PPL</sub> and not guaranteed in the range between V<sub>PPH</sub> and V<sub>PPL</sub>.
- Automatic Power Saving (APS) reduces I<sub>CCR</sub> to less than 2 mA in static operation.
- CMOS inputs are either V<sub>CC</sub> ± 0.2V or GND ± 0.2V. TTL inputs are either V<sub>IL</sub> or V<sub>IH</sub>.
- Standby current levels are not reached when putting the chip in standby mode immediately after reading the page buffer. Default the device into read array or read Status Register mode before entering standby to ensure standby current levels.

### 5.6 AC Characteristics—Read Only Operations: Commercial Temperature(1)

V<sub>CC</sub> = 3.3V ± 0.3V, T<sub>A</sub> = 0°C to +70°C

Versions(5)			28F016SA-120		28F016SA-150		Units
Symbol	Parameter	Notes	Min	Max	Min	Max	
t <sub>AVAV</sub>	Read Cycle Time		120		150		ns
t <sub>AVQV</sub>	Address to Output Delay			120		150	ns
t <sub>ELQV</sub>	CE# to Output Delay	2		120		150	ns
t <sub>PHQV</sub>	RP# High to Output Delay			620		750	ns
t <sub>GLQV</sub>	OE# to Output Delay	2		45		50	ns
t <sub>ELQX</sub>	CE# to Output in Low Z	3	0		0		ns
t <sub>EHQZ</sub>	CE# to Output in High Z	3		50		55	ns
t <sub>GLQX</sub>	OE# to Output in Low Z	3	0		0		ns
t <sub>GHQZ</sub>	OE# to Output in High Z	3		30		40	ns
t <sub>OH</sub>	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		0		ns
t <sub>FLQV</sub> t <sub>FHQV</sub>	BYTE# to Output Delay	3		120		150	ns
t <sub>FLQZ</sub>	BYTE# Low to Output in High Z	3		30		40	ns
t <sub>ELFL</sub> t <sub>ELFH</sub>	CE# Low to BYTE# High or Low	3		5		5	ns

#### For Extended Status Register Reads

Versions(5)			28F016SA-120		28F016SA-150		Units
Symbol	Parameter	Notes	Min	Max	Min	Max	
t <sub>AVEL</sub>	Address Setup to CE# Going Low	3,4	0		0		ns
t <sub>AVGL</sub>	Address Setup to OE# Going Low	3,4	0		0		ns





## 5.6 AC Characteristics—Read Only Operations: COMMERCIAL TEMPERATURE<sup>(1)</sup>

(Continued)

$V_{CC} = 5.0V \pm 0.5V$ ,  $5.0V \pm 0.25V$ ,  $T_A = 0^\circ C$  to  $+70^\circ C$

V<sub>CC</sub> = 5.0V ± 0.5V, 5.0V ± 0.25V, T<sub>A</sub> = 0°C to +70°C

Versions <sup>(5)</sup>		V <sub>CC</sub> ± 5%	28F016SA-070 <sup>(6)</sup>		28F016SA-080 <sup>(7)</sup>		28F016SA-100 <sup>(7)</sup>		Units
		V <sub>CC</sub> ± 10%	Min	Max	Min	Max	Min	Max	
Sym	Parameter	Notes	Min	Max	Min	Max	Min	Max	
t <sub>AVAV</sub>	Read Cycle Time		70		80		100		ns
t <sub>AVQV</sub>	Address to Output Delay			70		80		100	ns
t <sub>ELQV</sub>	CE # to Output Delay	2		70		80		100	ns
t <sub>PHQV</sub>	RP # to Output Delay			400		480		550	ns
t <sub>GLQV</sub>	OE # to Output Delay	2		30		35		40	ns
t <sub>ELQX</sub>	CE # to Output in Low Z	3	0		0		0		ns
t <sub>EHQZ</sub>	CE # to Output in High Z	3		25		30		35	ns
t <sub>GLQX</sub>	OE # to Output in Low Z	3	0		0		0		ns
t <sub>GHQZ</sub>	OE # to Output in High Z	3		25		30		35	ns
t <sub>OH</sub>	Output Hold from Address, CE # or OE # Change, Whichever Occurs First	3	0		0		0		ns
t <sub>FLQV</sub> t <sub>FHQV</sub>	BYTE # to Output Delay	3		70		80		100	ns
t <sub>FLQZ</sub>	BYTE # Low to Output in High Z	3		25		30		30	ns
t <sub>ELFL</sub> t <sub>ELFH</sub>	CE # Low to BYTE # High or Low	3		5		5		5	ns

## For Extended Status Register Reads

Versions <sup>(5)</sup>		V <sub>CC</sub> ± 5%	28F016SA-070 <sup>(6)</sup>						Unit
		V <sub>CC</sub> ± 10%			28F016SA-080 <sup>(7)</sup>		28F016SA-100 <sup>(7)</sup>		
Sym	Parameter	Notes	Min	Max	Min	Max	Min	Max	
t <sub>AVEL</sub>	Address Setup to CE # Going Low	3,4	0		0		0		ns
t <sub>AVGL</sub>	Address Setup to OE # Going Low	3,4	0		0		0		ns

### NOTES:

- See AC Input/Output Reference Waveforms for timing measurements, Figures 7 and 8.
- OE# may be delayed up to t<sub>ELQV</sub>–t<sub>GLQV</sub> after the falling edge of CE# without impact on t<sub>ELQV</sub>.
- Sampled, not 100% tested.
- This timing parameter is used to latch the correct BSR data onto the outputs.
- Device speeds are defined as:  
70/80 ns at  $V_{CC} = 5.0V$  equivalent to  
120 ns at  $V_{CC} = 3.3V$   
100 ns at  $V_{CC} = 5.0V$  equivalent to  
150 ns at  $V_{CC} = 3.3V$
- See AC Input/Output Reference Waveforms and AC Testing Load Circuits for High Speed Test Configuration.
- See Standard AC Input/Output Reference Waveforms and AC Testing Load Circuit.





**Figure 13. BYTE# Timing Waveforms**



## 5.7 Power-Up and Reset Timings: COMMERCIAL TEMPERATURE




Figure 14. VCC Power-Up and RP# Reset Waveforms

Symbol	Parameter	Notes	Min	Max	Unit
tPLYL	RP# Low to 3/5# Low (High)		0		μs
tPLYH	3/5# Low (High) to RP# High	1	2		μs
tYLPY					
tYHPH					
tPL5V	RP# Low to VCC at 4.5V minimum (to VCC at 3.0V min or 3.6V max)	2	0		μs
tPL3V					
tPHL3	RP# High to CE# Low (3.3V VCC)	1	500		ns
tPHL5	RP# High to CE# Low (5V VCC)	1	330		ns
tAVQV	Address Valid to Data Valid for VCC = 5V ± 10%	3		80	ns
tPHQV	RP# High to Data Valid for VCC = 5V ± 10%	3		480	ns

## NOTES:

CE0#, CE1# and OE# are switched low after Power-Up.

- The tYLPY/tYHPH and tPHL3/tPHL5 times must be strictly followed to guarantee all other read and write specifications.
- The power supply may start to switch concurrently with RP# going low.
- The address access time and RP# high to data valid time are shown for 5V VCC operation of the 28F016SA-080. Refer to the AC Characteristics Read Only Operations for 3.3V VCC and all other speed options.

PRELIMINARY

5.8 AC Characteristics for WE#-Controlled Command Write Operations: Commercial Temperature<sup>(1)</sup>

VCC = 3.3V ± 0.3V, TA = 0°C to +70°C

Versions			28F016SA-120			28F016SA-150			Unit
Sym	Parameter	Notes	Min	Typ	Max	Min	Typ	Max	
tAVAV	Write Cycle Time		120			150			ns
tVPWH	Vpp Setup to WE# Going High	3	100			100			ns
tPHL	RP# Setup to CE# Going Low		480			480			ns
tELWL	CE# Setup to WE# Going Low		10			10			ns
tAVWH	Address Setup to WE# Going High	2,6	75			75			ns
tDVWH	Data Setup to WE# Going High	2,6	75			75			ns
tWLWH	WE# Pulse Width		75			75			ns
tWHDX	Data Hold from WE# High	2	10			10			ns
tWHAX	Address Hold from WE# High	2	10			10			ns
tWHEH	CE# Hold from WE# High		10			10			ns
tWHWL	WE# Pulse Width High		45			75			ns
tGHWL	Read Recovery before Write		0			0			ns
tWHRL	WE# High to RY/BY# Going Low				100			100	ns
tRHPL	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			0			ns
tPHWL	RP# High Recovery to WE# Going Low		1			1			μs
tWHGL	Write Recovery before Read		95			120			ns
tQVVL	Vpp Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			0			μs
tWHQV1	Duration of Word/Byte Write Operation	4,5	5	9	Note 7	5	9	Note 7	μs
tWHQV2	Duration of Block Erase Operation	4	0.3		10	0.3		10	sec

PRELIMINARY



### 5.8 AC Characteristics for WE#-Controlled Command Write Operations: Commercial Temperature<sup>(1)</sup> (Continued)

 $V_{CC} = 5.0V \pm 0.5V, 5.0V \pm 0.25V, T_A = 0^\circ C \text{ to } +70^\circ C$ 

Versions		V <sub>CC</sub> ± 5%	28F016SA-070			28F016SA-080			28F016SA-100			Unit
		V <sub>CC</sub> ± 10%	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Sym	Parameter	Notes	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	ns
t <sub>AVAV</sub>	Write Cycle Time		70			80			100			ns
t <sub>VPWH</sub>	V <sub>PP</sub> Setup to WE# Going High	3	100			100			100			ns
t <sub>PHL</sub>	RP# Setup to CE# Going Low		480			480			480			ns
t <sub>ELWL</sub>	CE# Setup to WE# Going Low		0			0			0			ns
t <sub>AVWH</sub>	Address Setup to WE# Going High	2,6	50			50			50			ns
t <sub>DVWH</sub>	Data Setup to WE# Going High	2,6	50			50			50			ns
t <sub>WLWH</sub>	WE# Pulse Width		40			50			50			ns
t <sub>WHD</sub>	Data Hold from WE# High	2	0			0			0			ns
t <sub>WHAX</sub>	Address Hold from WE# High	2	10			10			10			ns
t <sub>WHEH</sub>	CE# Hold from WE# High		10			10			50			ns
t <sub>WHWL</sub>	WE# Pulse Width High		30			30			0			ns
t <sub>GHWL</sub>	Read Recovery before Write		0			0			0			ns
t <sub>WHRL</sub>	WE# High to RY/BY# Going Low				100			100			100	ns

### 5.8 AC Characteristics for WE#-Controlled Command Write Operations: COMMERCIAL TEMPERATURE<sup>(1)</sup> (Continued)

 $V_{CC} = 5.0V \pm 0.5V, 5.0V \pm 0.25V, T_A = 0^\circ C \text{ to } +70^\circ C$ 

Versions		V <sub>CC</sub> ± 5%	28F016SA-070			28F016SA-080			28F016SA-100			Unit
		V <sub>CC</sub> ± 10%	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Sym	Parameter	Notes	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
t <sub>RHPL</sub>	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			0			0			ns
t <sub>PHWL</sub>	RP# High Recovery to WE# Going Low		1			1			1			μs
t <sub>WHGL</sub>	Write Recovery before Read		60			65			80			ns
t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			0			0			μs
t <sub>WHQV1</sub>	Duration of Word/Byte Write Operation	4,5	4.5	6	Note 7	4.5	6	Note 7	4.5	6	Note 7	μs
t <sub>WHQV2</sub>	Duration of Block Erase Operation	4	0.3		10	0.3		10	0.3		10	sec

#### NOTES:

- CE# is defined as the latter of CE<sub>0</sub># or CE<sub>1</sub># going low or the first of CE<sub>0</sub># or CE<sub>1</sub># going high.
- Read timings during data write and block erase are the same as for normal read.
- Refer to command definition tables for valid address and data values.
- Sampled, but not 100% tested.
- Data write/block erase durations are measured to valid Status Register data.
- Word/byte write operations are typically performed with 1 programming pulse.
- Address and data are latched on the rising edge of WE# for all command write operations.
- This information will be available in a technical paper. Please call Intel's Application Hotline or your local Intel sales office for more information.








Figure 15. AC Waveforms for Command Write Operations

### 5.9 AC Characteristics for CE#-Controlled Command Write Operations: Commercial Temperature(1)

V<sub>CC</sub> = 3.3V ± 0.3V, T<sub>A</sub> = 0°C to +70°C

Versions			28F016SA-120			28F016SA-150			Unit
Sym	Parameter	Notes	Min	Typ	Max	Min	Typ	Max	
t <sub>AVAV</sub>	Write Cycle Time		120			150			ns
t <sub>PEH</sub>	V <sub>PP</sub> Setup to CE# Going High	3	100			100			ns
t <sub>PHWL</sub>	RP# Setup to WE# Going Low		480			480			ns
t <sub>WLEL</sub>	WE# Setup to CE# Going Low		0			0			ns
t <sub>AVEH</sub>	Address Setup to CE# Going High	2,6	75			75			ns
t <sub>DVEH</sub>	Data Setup to CE# Going High	2,6	75			75			ns
t <sub>ELEH</sub>	CE# Pulse Width		75			75			ns
t <sub>EHDX</sub>	Data Hold from CE# High	2	10			10			ns
t <sub>EHAX</sub>	Address Hold from CE# High	2	10			10			ns
t <sub>EHWL</sub>	WE Hold from CE# High		10			10			ns
t <sub>EHEL</sub>	CE# Pulse Width High		45			75			ns
t <sub>GHLE</sub>	Read Recovery before Write		0			0			ns
t <sub>EHRL</sub>	CE# High to RY/BY# Going Low				100			100	ns
t <sub>RHPL</sub>	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			0			ns
t <sub>PHL</sub>	RP# High Recovery to CE# Going Low		1			1			μs
t <sub>EHL</sub>	Write Recovery before Read		95			120			ns
t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			0			μs
t <sub>EHQV1</sub>	Duration of Word/Byte Write Operation	4,5	5	9	Note 7	5	9	Note 7	μs
t <sub>EHQV2</sub>	Duration of Block Erase Operation	4	0.3		10	0.3		10	sec



### 5.9 AC Characteristics for CE#-Controlled Command Write Operations: COMMERCIAL TEMPERATURE<sup>(1)</sup> (Continued)

V<sub>CC</sub> = 5.0V to 0.5V, 5.0V ± 0.25V, T<sub>A</sub> = 0°C to +70°C

Versions		V <sub>CC</sub> ± 5%	28F016SA-070			28F016SA-080			28F016SA-100			Unit
		V <sub>CC</sub> ± 10%	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Sym	Parameter	Notes	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
t <sub>AVAV</sub>	Write Cycle Time		70			80			100			ns
t <sub>VPEH</sub>	V <sub>pp</sub> Setup to CE# Going High	3	100			100			100			ns
t <sub>PHWL</sub>	RP# Setup to WE# Going Low	3	480			480			480			ns
t <sub>WLEL</sub>	WE# Setup to CE# Going Low		0			0			0			ns
t <sub>AVEH</sub>	Address Setup to CE# Going High	2,6	50			50			50			ns
t <sub>DVEH</sub>	Data Setup to CE# Going High	2,6	50			50			50			ns
t <sub>ELEH</sub>	CE# Pulse Width		40			50			50			ns
t <sub>EHDX</sub>	Data Hold from CE# High	2	0			0			0			ns
t <sub>EHAX</sub>	Address Hold from CE# High	2	10			10			10			ns
t <sub>EHWH</sub>	WE# Hold from CE# High		10			10			10			ns
t <sub>EHEL</sub>	CE# Pulse Width High		30			30			50			ns
t <sub>GHEL</sub>	Read Recovery before Write		0			0			0			ns
t <sub>EHRL</sub>	CE# High to RY/BY# Going Low				100			100			100	ns

### 5.9 AC Characteristics for CE#-Controlled Command Write Operations: COMMERCIAL TEMPERATURE<sup>(1)</sup> (Continued)

V<sub>CC</sub> = 5.0 to 0.5V, 5.0V ± 0.25V, T<sub>A</sub> = 0°C to +70°C

Versions		V <sub>CC</sub> ± 5%	28F016SA-070			28F016SA-080			28F016SA-100			Unit
		V <sub>CC</sub> ± 10%	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Sym	Parameter	Notes	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
t <sub>RHPL</sub>	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			0			0			ns
t <sub>PHL</sub>	RP# High Recovery to CE# Going Low		1			1			1			μs
t <sub>EHGL</sub>	Write Recovery before Read		60			65			80			μs
t <sub>QVVL</sub>	V <sub>pp</sub> Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			0			0			μs
t <sub>EHQV1</sub>	Duration of Word/Byte Write Operation	4,5	4.5	6	Note 7	4.5	6	Note 7	4.5	6	Note 7	μs
t <sub>EHQV2</sub>	Duration of Block Erase Operation	4	0.3		10	0.3		10	0.3		10	sec

#### NOTES:

CE# is defined as the latter of CE<sub>0</sub># or CE<sub>1</sub># going low or the first of CE<sub>0</sub># or CE<sub>1</sub># going high.

1. Read timings during data write and block erase are the same as for normal read.

2. Refer to command definition tables for valid address and data values.

3. Sampled, but not 100% tested.


4. Data write/block erase durations are measured to valid Status Register data.

5. Word/byte write operations are typically performed with 1 programming pulse.

6. Address and data are latched on the rising edge of CE# for all command write operations.

7. This information will be available in a technical paper. Please call Intel's Application Hotline or your local Intel sales office for more information.





**Figure 16. Alternate AC Waveforms for Command Write Operations**

### 5.10 AC Characteristics for Page Buffer Write Operations: COMMERCIAL TEMPERATURE<sup>(1)</sup>

 $V_{CC} = 3.3V \pm 0.3V, T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ 

Versions			28F016SA-120			28F016SA-150			Units
Sym	Parameter	Notes	Min	Typ	Max	Min	Typ	Max	
t <sub>AVAV</sub>	Write Cycle Time		120			150			ns
t <sub>ELWL</sub>	CE# Setup to WE# Going Low		10			10			ns
t <sub>AVWL</sub>	Address Setup to WE# Going Low	3	0			0			ns
t <sub>DVWH</sub>	Data Setup to WE# Going High	2	75			75			ns
t <sub>WLWH</sub>	WE# Pulse Width		75			75			ns
t <sub>WHDX</sub>	Data Hold from WE# High	2	10			10			ns
t <sub>WHAX</sub>	Address Hold from WE# High	2	10			10			ns
t <sub>WHEH</sub>	CE# Hold from WE# High		10			10			ns
t <sub>WHWL</sub>	WE# Pulse Width High		45			75			ns
t <sub>GHWL</sub>	Read Recovery before Write		0			0			ns
t <sub>WHGL</sub>	Write Recovery before Read		95			120			ns



# 5.10 AC Characteristics for Page Buffer Write Operations: COMMERCIAL TEMPERATURE<sup>(1)</sup> (Continued)

$V_{CC} = 5.0V \pm 0.5V, 5.0V \pm 0.25V, T_A = 0^\circ C \text{ to } +70^\circ C$

Sym	Versions Parameter	Notes	28F016SA-070			28F016SA-080			28F016SA-100			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$t_{AVAV}$	Write Cycle Time		70			80			100			ns
$t_{ELWL}$	CE# Setup to WE# Going Low		0			0			0			ns
$t_{AVWL}$	Address Setup to WE# Going Low	3	0			0			0			ns
$t_{DVWH}$	Data Setup to WE# Going High	2	50			50			50			ns
$t_{WLWH}$	WE# Pulse Width		40			50			50			ns
$t_{WHDH}$	Data Hold from WE# High	2	0			0			0			ns
$t_{WHAX}$	Address Hold from WE# High	2	10			10			10			ns
$t_{WHEH}$	CE# Hold from WE# High		10			10			10			ns
$t_{WHWL}$	WE# Pulse Width High		30			30			50			ns
$t_{GHWL}$	Read Recovery before Write		0			0			0			ns
$t_{WHGL}$	Write Recovery before Read		60			65			80			ns

## NOTES:

CE# is defined as the latter of CE<sub>0</sub># or CE<sub>1</sub># going low or the first of CE<sub>0</sub># or CE<sub>1</sub># going high.

- These are WE#-controlled write timings, equivalent CE#-controlled write timings apply.
- Sampled, but not 100% tested.
- Address must be valid during the entire WE# low pulse or the entire CE# low pulse for CE#-controlled writes.




Figure 17. Page Buffer Write Timing Waveforms (Loading Data to the Page Buffer)





### 5.11 Erase and Word/Byte Write Performance, Cycling Performance and Suspend Latency<sup>(3)</sup>

$V_{CC} = 3.3V \pm 0.3V$ ,  $V_{PP} = 12.0V \pm 0.6V$ ,  $T_A = 0^\circ C$  to  $+70^\circ C$

Sym	Parameter	Notes	Min	Typ <sup>(1)</sup>	Max	Unit	Test Conditions
	Page Buffer Byte Write Time	2,4		3.26	Note 6	$\mu s$	
	Page Buffer Word Write Time	2,4		6.53	Note 6	$\mu s$	
$t_{WHRH1}$	Word/Byte Write Time	2		9	Note 6	$\mu s$	Byte Write Mode
$t_{WHRH2}$	Block Write Time	2		0.6	2.1	sec	Word Write Mode
$t_{WHRH3}$	Block Write Time	2		0.3	1.0	sec	
	Block Erase Time	2		0.8	10	sec	
	Full Chip Erase Time	2		25.6		sec	
	Erase Suspend Latency Time to Read			7.0		$\mu s$	
	Auto Erase Suspend Latency Time to Write			10.0		$\mu s$	
	Erase Cycles	5	100,000	1,000,000		Cycles	

$V_{CC} = 5.0V \pm 0.5V$ ,  $V_{PP} = 12.0V \pm 0.6V$ ,  $T_A = 0^\circ C$  to  $+70^\circ C$

Sym	Parameter	Notes	Min	Typ <sup>(1)</sup>	Max	Unit	Test Conditions
	Page Buffer Byte Write Time	2,4		2.76	Note 6	$\mu s$	
	Page Buffer Word Write Time	2,4		5.51	Note 6	$\mu s$	
$t_{WHRH1}$	Word/Byte Write Time	2		6	Note 6	$\mu s$	Byte Write Mode
$t_{WHRH2}$	Block Write Time	2		0.4	2.1	sec	Word Write Mode
$t_{WHRH3}$	Block Write Time	2		0.2	1.0	sec	
	Block Erase Time	2		0.6	10	sec	
	Full Chip Erase Time	2		19.2		sec	
	Erase Suspend Latency Time to Read			5.0		$\mu s$	
	Auto Erase Suspend Latency Time to Write			8.0		$\mu s$	
	Erase Cycles	5	100,000	1,000,000		Cycles	

#### NOTES:

1.  $+25^\circ C$ ,  $V_{CC} = 3.3V$  or  $5.0V$  nominal,  $V_{PP} = 12.0V$  nominal, 10K cycles.
2. Excludes system-level overhead.
3. These performance numbers are valid for all speed versions.
4. This assumes using the full Page Buffer to data write to the flash memory (256 bytes or 128 words).
5. Typical 1,000,000 cycle performance assumes the application uses block retirement techniques.
6. This information will be available in a technical paper. Please call Intel's Application Hotline or your local Intel Sales office for more information.

### 6.0 DERATING CURVES




Figure 18.  $I_{CC}$  vs. Frequency ( $V_{CC} = 5.5V$ ) for x8 or x16 Operation




Figure 20.  $I_{CC}$  vs. Frequency ( $V_{CC} = 3.6V$ ) for x8 or x16 Operation




Figure 19.  $I_{CC}$  during Block Erase







Figure 21.  $I_{PP}$  during Block Erase



Figure 22. Access Time ( $t_{ACC}$ ) vs. Output LoadingFigure 23.  $I_{pp}$  during Word Write OperationFigure 24.  $I_{pp}$  during Page Buffer Write Operation

## 7.0 MECHANICAL SPECIFICATIONS FOR TSOP




Figure 25. Mechanical Specifications of the 28F016SA 56-Lead TSOP Type 1 Package

## Family: Thin Small Outline Package

Symbol	Millimeters			Notes
	Minimum	Nominal	Maximum	
A			1.20	
A <sub>1</sub>	0.05			
A <sub>2</sub>	0.965	0.995	1.025	
b	0.100	0.150	0.200	
c	0.115	0.125	0.135	
D <sub>1</sub>	18.20	18.40	18.60	
E	13.80	14.00	14.20	
e		0.50		
D	19.80	20.00	20.20	
L	0.500	0.600	0.700	
N		56		
	0°	3°	5°	
Y			0.100	
Z	0.150	0.250	0.350	



## 8.0 MECHANICAL SPECIFICATIONS FOR SSOP




Figure 26. Mechanical Specifications of the 56-Lead SSOP Package

Family: Shrink Small Outline Package				
Symbol	Millimeters			Notes
	Minimum	Nominal	Maximum	
A		1.80	1.90	
A1	0.47			
A2	1.18	1.28	1.38	
b	0.25	0.30	0.40	
c	0.13	0.15	0.20	
D1	23.40	23.70	24.00	
E	13.10	13.30	13.50	
e		0.80		
D	15.70	16.000	16.30	
N		56		
L	0.750	0.80	0.85	
Y			0.10	
A3	1.30	1.40	1.50	
φ			5	

## 9.0 DEVICE NOMENCLATURE AND ORDERING INFORMATION

DA28F016SA-070											
DA = COMMERCIAL TEMPERATURE 56-LEAD SSOP						ACCESS SPEED 70 ns 100 ns					
E = COMMERCIAL TEMPERATURE 56-LEAD TSOP											
290489-29											

Option	Order Code	Valid Combinations		
		V <sub>CC</sub> = 3.3V ± 0.3V, 50 pF Load	V <sub>CC</sub> = 5.0V ± 10%, 100 pF Load	V <sub>CC</sub> = 5.0V ± 5%, 30 pF Load
1	E28F016SA-070	E28F016SA-120	E28F016SA-080	E28F016SA-070
2	E28F016SA-100	E28F016SA-150	E28F016SA-100	
3	DA28F016SA-070	DA28F016SA-120	DA28F016SA-080	DA28F016SA-070
4	DA28F016SA-100	DA28F016SA-150	DA28F016SA-100	



## 10.0 ADDITIONAL INFORMATION

## 10.1 References

Order Number	Document/Tool
297372	16-Mbit Flash Product Family User's Manual
290490	DD28F032SA 32-Mbit FlashFile™ Memory Datasheet
290528	28F016SV FlashFile™ Memory Datasheet
290429	28F008SA 8-Mbit FlashFile™ Memory Datasheet
292092	AP-357 "Power Supply Solutions for Flash Memory"
292123	AP-374 "Flash Memory Write Protection Techniques"
292124	AP-375 "Upgrade Considerations from the 28F008SA to the 28F016SA"
292126	AP-377 "16-Mbit Flash Product Family Software Drivers 28F016SA, 28F016SV, 28F016XS, 28F016XD"
292127	AP-378 "System Optimization Using the Enhanced Features of the 28F016SA"
292144	AP-393 "28F016SV Compatibility with 28F016SA"
292159	AP-607 "Multi-Site Layout Planning with Intel's Flash File™ Components"
294016	ER-33 "ETOX™ Flash Memory Technology - Insight to Intel's Fourth Generation Process Innovation"
297534	Small and Low-Cost Power Supply solution for Intel's Flash Memory Products (Technical Paper)
297508	FLASHEuilder Design Resource Tool

## 10.2 Revision History

Number	Description
001	Original Version
002	<ul style="list-style-type: none"> <li>Added 56-Lead SSOP Package</li> <li>Separated AC Reading Timing Specs <math>t_{AVEL}</math>, <math>t_{AVGL}</math> for Extended Status Register Reads</li> <li>Modified DEVICE NOMENCLATURE</li> <li>Added ORDERING INFORMATION</li> <li>Added Page Buffer Typical Write Performance numbers</li> <li>Added Typical Erase Suspend Latencies</li> <li>For <math>I_{CCD}</math> (Deep Power-Down current) BYTE # must be at CMOS levels</li> <li>Added SSOP package mechanical specifications</li> <li>Revised document status from "Advanced Information" to "Preliminary"</li> </ul>
003	<ul style="list-style-type: none"> <li>Section 5.11: Renamed specification "Erase Suspend Latency Time to Write" as "Auto Erase Suspend Latency Time to Write"</li> <li>Section 5.7: Added specifications <math>t_{PHEL3}</math>, <math>t_{PHEL5}</math></li> <li>TSOP dimension <math>A_1 = 0.05</math> mm (min)</li> <li>SSOP dimension B = 0.40 mm (max)</li> <li>Minor cosmetic changes</li> </ul>

