| Project Statistics |
| PROP_Enable_Message_Filtering=false |
PROP_FitterReportFormat=HTML |
| PROP_LastAppliedGoal=Balanced |
PROP_LastAppliedStrategy=Xilinx Default (unlocked) |
| PROP_ManualCompileOrderImp=false |
PROP_PropSpecInProjFile=Store all values |
| PROP_SelectedInstanceHierarchicalPath=/TB_flashprogrammerfpga |
PROP_Simulator=ISim (VHDL/Verilog) |
| PROP_SynthTopFile=changed |
PROP_Top_Level_Module_Type=HDL |
| PROP_UseSmartGuide=false |
PROP_UserConstraintEditorPreference=Text Editor |
| PROP_intProjectCreationTimestamp=2024-11-14T10:03:51 |
PROP_intWbtProjectID=0F4FCE73DC019A8B5841C6DE17B8FC81 |
| PROP_intWbtProjectIteration=165 |
PROP_intWorkingDirLocWRTProjDir=Same |
| PROP_intWorkingDirUsed=No |
PROP_selectedSimRootSourceNode_behav=work.TB_flashprogrammerfpga |
| PROP_xilxBitgStart_IntDone=true |
PROP_AutoTop=true |
| PROP_DevFamily=Spartan6 |
PROP_xilxBitgCfg_GenOpt_BinaryFile=true |
| PROP_DevDevice=xc6slx9 |
PROP_DevFamilyPMName=spartan6 |
| PROP_DevPackage=tqg144 |
PROP_Synthesis_Tool=XST (VHDL/Verilog) |
| PROP_DevSpeed=-2 |
PROP_PreferredLanguage=VHDL |
| FILE_COREGEN=1 |
FILE_UCF=1 |
| FILE_VHDL=5 |